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Abstract
While most research papers on computer architectures
include some performance measurements, these perfor-
mance numbers tend to be distrusted. Up to the point that,
after so many research articles on data cache architectures,
for instance, few researchers have a clear view of what are
the best data cache mechanisms. To illustrate the useful-
ness of a fair quantitative comparison, we have picked a
target architecture component for which lots of optimiza-
tions have been proposed (data caches), and we have im-
plemented most of the performance-oriented hardware data
cache optimizations published in top conferences in the past
4 years. Beyond the comparison of data cache ideas, our
goals are twofold: (1) to clearly and quantitatively evalu-
ate the effect of methodology shortcomings, such as model
precision, benchmark selection, trace selection. . . , on as-
sessing and comparing research ideas, and to outline how
strong is the methodology effect in many cases, (2) to outline
that the lack of interoperable simulators and not disclosing
simulators at publication time make it difficult if not impos-
sible to fairly assess the benefit of research ideas. This study
is part of a broader effort, called MicroLib, an open library
of modular simulators aimed at promoting the disclosure
and sharing of simulator models.
1 Introduction
Simulators are used in most processor architecture re-
search works, and, while most research papers include some
performance measurements (often IPC and more specific
metrics), these numbers tend to be distrusted because the
simulator associated with the newly proposed mechanism
is rarely publicly available, or at least not in a standard an
reusable form; and as a result, it is not easy to check for
design and implementation hypotheses, potential simplifi-
cations or errors. However, since the goal of most proces-
sor architecture research works is toimproveperformance,
i.e., do better than previous research works, it is rather frus-
trating not to be able to clearly quantify the benefit of a new
architecture mechanism with respect to previously proposed
mechanisms. Many researchers wonder, at some point, how
their mechanism fares with respect to previously proposed
ones and what is the best mechanism, at least for a given
processor architecture and benchmark suite (or even a sin-
gle benchmark); but many consider, with reason, that it is
excessively time-consuming to implement a significant ar-
ray of past mechanisms based on the research articles only.
The purpose of this article is threefold: (1) to argue that,
provided a few groups start populating a common library
of modular simulator components, a broad and systematic
quantitative comparison of architecture ideas may not be
that unrealistic, at least for certain research topics and ideas;
we introduce a library of modular simulator components
aiming at that goal, (2) to illustrate this quantitative com-
parison using data cache research (and at the same time, we
start populating the library on this topic), (3) to investigate
the following set of methodology issues (in the context of
data cache research) that researchers often wonder about but
do not have the tools or resources to address:
• Which hardware mechanism is the best with respect to
performance, power or cost?
• Are we making significant progress over the years?
• What is the effect of benchmark selection on ranking?
• What is the effect of the architecture model precision,
especially the memory model in this case, on ranking?
• When programming a mechanism based on the article,
does it often happen that we have to second-guess the
authors’ choices and what is the effect on mechanism
performance and ranking?
• What is the effect of trace selection on ranking?
Comparing an idea with previously published ones
means addressing two major issues: (1) how do we imple-
ment them? (2) how do we validate the implementations?
(1) The biggest obstacle to comparison is the necessity
to implement again all the previously proposed and relevant
mechanisms. Even if it usually means fewer than five mech-
anisms, we all know that implementing even a single mech-
anism can mean a few weeks of simulator development and
debugging. And that is assuming we have all the necessary
information for implementing it. Reverse-engineering all
the implementation details of a mechanism from a 10-page
research article can be challenging. An extended abstract
is not really meant (or at least not usually written so as) to
enable the reader to implement the hardware mechanism, it
is meant to pass the idea, give the rationale and motivation,
and convince the reader that itcanbe implemented; so some
details are omitted because of paper space constraints or for
fear they would bore the reader.
(2) Assuming we have implemented the idea presented
in an article, then how do we validate the implementation,
i.e., how do we know we have properly implemented it?
First, we must be able to reconstruct exactly the same ex-
perimental framework as in the original articles. Thanks to
widely used simulators like SimpleScalar [3], this has be-
come easier, but only partially so. Many mechanisms re-
quire multiple minor control and data path modifications of
the processor which are not always properly documented
in the articles. Then, we need to have the same bench-
marks (and benchmark traces), which is again facilitated
by the Spec benchmarks [24], but they must be compiled
with exactly the same compiler (e.g., the samegcc ver-
sion) on the same platform. Third, we need to parame-
terize the base processor identically, and few of us spec-
ify all the SimpleScalar parameters in an article. Fortu-
nately (from a reverse-engineering point of view) or un-
fortunately (from an architecture research point of view),
many of us use many of the same default SimpleScalar pa-
rameters. Fourth, to validate an implementation, we need
to compare the simulation results against the article num-
bers, which often means approximately reading numbers on
a bar graph. . . And finally, since the first runs usually don’t
match, we have to do a combination of performance debug-
ging and reverse-engineering of the mechanisms, based on
second-guessing the authors’ choices. By adding a dose of
common sense, one can usually pull it off, but even then,
there always remains some doubt, on apart of the reader of
such a comparison, as to how accurately the researcher has
implemented other mechanisms.
In this article, we illustrate these different points through
data cache research. We have collected the research ar-
ticles on performance improvement of data caches from
the past four editions of the main conferences (ISCA, MI-
CRO, ASPLOS, HPCA). We have implemented most of the
mechanisms corresponding to pure hardware optimizations
(we have not tried to reverse-engineer software optimiza-
tions). We have also implemented older but widely refer-
enced mechanisms (Victim Cache, Tagged Prefetchingand
Stride Prefetching). We have collected a total of 15 arti-
cles, and we have implemented only 10 mechanisms either
because of some redundancies among articles (e.g., one ar-
ticle presenting an improved version of a previous one), im-
plementation or scope issues. Examples of implementation
issues are thedata compression prefetchertechnique [28]
which uses datavalues(and not only addresses) which are
not available in the base SimpleScalar version,eager write-
back [15] which is designed for and tested on memory-
bandwidth bound programs which were not available; an
example of scope issue is thenon-vital loadstechnique [19]
which requires modifications of the register file, while we
decided to focus our implementation and validation efforts
on data caches only.
It is possible that our own implementation of these dif-
ferent mechanisms is flawed because we have used the same
error-prone process described in previous paragraphs; so the
results given in this article, especially the conclusion asto
which are the best mechanisms, should be considered with
caution. On the other hand, all our models are available on
the MicroLib library web site [1], as well as the ranking, so
any researcher can check our implementation, and in case of
inaccuracies or errors, we will be able to update the online
ranking and the disseminated model.
Naturally, comparing several hardware mechanisms
means more than just ranking them using various metrics.
But the current situation is the opposite: researchers do ana-
lyze and compare ideas qualitatively, but they have no sim-
ple means for performing the quantitative comparisons.
This study is part of a broader effort calledMicroLib
which aims at facilitating the comparison and exchange of
simulator models among processor architecture researchers.
In Section 2 we describe our experimental framework, in
Section 3, we attempt to answer the methodology ques-
tions listed above, and in Section 4 we present theMicroLib
project.
2 Experimental Framework and Validation
2.1 Experimental framework
We used SimpleScalar for the comparison because
it was also used in a large share of the mechanisms,
though not inTagged Prefetching[23], Victim Cache[13],
Stride Prefetching[7], Frequent Value Cache[29], Markov
Prefetching [12] and Content-Directed Data Prefetch-
ing [4]. We have stripped SimpleScalar of its cache and
memory models, and replaced them with our MicroLib data
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Parameter Value
Processor core
Processor Frequency 2 GHz
Instruction Windows 128-RUU, 128-LSQ
Fetch, Decode, Issue width 8 instructions per cycle
Functional units 8 IntALU, 3 IntMult/Div,
6 FPALU, 2 FPMult/Div,
4 Load/Store Units
Commit width up to 8 instructions per cycle
Memory Hierarchy
L1 Data Cache 32 KB/direct-mapped
L1 Data Write Policy Writeback
L1 Data Allocation Policy Allocate on Write
L1 Data Line Size 32 Bytes
L1 Data Ports 4
L1 Data MSHRs 8
L1 Data Reads per MSHR 4
L1 Data Latency 1 cycle
L1 Instruction Cache 32 KB/4-way associative/LRU
L1 Instruction Latency 1 cycle
L2 Unified Cache 1 MB/4-way associative/LRU
L2 Cache Write Policy Writeback
L2 Cache Allocation Policy Allocate on Write
L2 Line Size 64 Bytes
L2 Ports 1
L2 MSHRs 8
L2 Reads per MSHR 4
L2 Latency 12 cycles
L1/L2 Bus 32-byte wide, 2 Ghz
Bus
Bus Frequency 400 MHz
Bus Width 64 bytes (512 bits)
SDRAM
Capacity 2 GB
Banks 4
Rows 8192
Columns 1024
RAS To RAS Delay 20 cpu cycles
RAS Active Time 80 cpu cycles
RAS to CAS Delay 30 cpu cycles
CAS Latency 30 cpu cycles
RAS Precharge Time 30 cpu cycles
RAS Cycle Time 110 cpu cycles
Refresh Avoided
Controler Queue 32 Entries
Table 1. Baseline configuration.
cache models. In addition to the various data cache models,
we have developed and used an SDRAM model for most
experiments. Note that a detailed memory model for Sim-
pleScalar has been recently proposed [5] but it was not yet
publicly distributed when we performed all experiments.
We have usedsim-outorderof the SimpleScalar 3.0d
suite [3] and the parameters in Table 1, which we found in
many of the target articles [14, 10, 9]; they correspond to a
scaled up superscalar implementation; the other parameters
are set to their default SimpleScalar values. Though many
of these articles use a constant 70-cycle SimpleScalar mem-
ory latency, we have opted for a slightly more realistic mem-
ory model, and implemented an SDRAM model with the
timings indicated in Table 1. Section 3.3 presents the effect
of the memory model (SimpleScalar memory model versus
our SDRAM model) on the mechanisms performance.
We have compared the mechanisms using the SPEC
CPU2000 benchmark suite [24]. The benchmarks were
compiled for the Alpha instruction set usingcc DEC C
V5.9-008 on Digital UNIX V4.0 (Rev. 1229),cxx Com-
paq C++ V6.2-024 for Digital UNIX V4.0F (Rev. 1229),
f90 Compaq Fortran V5.3-915 andf77 Compaq Fortran
V5.3-915 compilers with SPEC peak settings. For each pro-
gram, we used a 500-million instruction trace, skipping up
to the first SimPoint [21]; the SimPoint has been extracted
using the Basic Block Vector generator; 100-million Sim-
Point traces were already shown to give simulation results
within 15% (for floating point benchmarks) to 18% (for in-
teger benchmarks) of the full benchmark simulation [21].
2.2 Validating the Implementation
Validating a hybrid SimpleScalar+MicroLib model. Our
cache architecture is different, and we believe slightly more
realistic, than the SimpleScalar model; the differences ar
detailed below. We found an average 6.8% IPC difference
between the hybrid SimpleScalar+MicroLib implementa-
tion and the original SimpleScalar implementation. We then
progressively modified the SimpleScalar cache model to get
closer to our MicroLib model in order to find the reasons for
these performance differences, and in the same time, to as-
certain that our model had no hidden performance bug. We
found that most of the performance variation is due to the
following architecture differences:
• The SimpleScalar MSHR (miss address file) has un-
limited capacity; in our cache model its capacity pa-
rameters are defined in Table 1.
• In SimpleScalar, the cache pipeline is insufficiently de-
tailed. As a result, a cache request can never delay next
requests, while in a pipelined implementation, such de-
lays can occur. Several events can delay a request:
two misses on the same cache line but for different ad-
dresses can stall the cache, upon receiving a request
the MSHR is not available for one cycle. . .
• The processor Load/Store Queue (LSQ) can always
send requests to the cache in SimpleScalar, while the
abovementioned cache stalls (plus MSHR full) can
temporarily stall the LSQ.
• In SimpleScalar the refill requests (incoming memory
request) seem to use additional cache ports. For in-
stance, when the cache has two ports, it is possible
to have two fetch requests and a refill request at the
same time. We strictly enforce the number of ports,
and upon a refill request, only one normal cache re-
quest can occur with two ports.
After altering the SimpleScalar model so that it behaves
like our MicroLib model, we found that the average IPC
difference between the two models was down to 2%, see
Figure 1. Note that, wedo notuse the original SimpleScalar
model, we use our MicroLib model.
Besides this comparison with SimpleScalar, we have
performed additional validations by plugging the different
3
Figure 1. MicroLib cache model validation.
cache mechanisms within our own MicroLib superscalar
processor model, called OoOSysC [1], which has the ad-
vantage of actually performing all computations. As a re-
sult, the cache not only contains the addresses but theactual
valuesof the data, i.e., it really executes the program, unlike
SimpleScalar. Confronting the emulator with the simulator
for every memory request is a simple but powerful debug-
ging tool.1 For instance, in one of the implemented models,
we forgot to properly set the dirty bit in some cases; as a re-
sult, the corresponding line was not systematically written
back to memory, and at the next request at that address, the
values differed.
Validating the implementation of data cache mecha-
nisms. The most time-consuming part of this research
work was naturally reverse-engineering the different hard-
ware mechanisms from the research articles. The different
mechanisms, a short description and the corresponding ref-
erence are listed in Table 2, and the mechanism-specific pa-
rameters are listed in Table 3. The Spec benchmarks used in
each article are indicated in Table 4 (some articles naturally
use non-Spec benchmarks).
For several mechanisms, there was no easy way to do
an IPC validation. The metric used inFVC andMarkov is
miss ratio, so only a miss ratio-based validation was possi-
ble. VC, TP andSPhave been proposed several years ago,
so the benchmarks and the processor model differed signif-
icantly. CDP and CDPSPused a proprietary Intel simu-
lator and their own benchmarks. For all the above mech-
anisms, the validation consisted in ensuring that absolute
performance values were in the same range, and that ten-
dencies were often similar (relative performance difference
of architecture parameters, among benchmarks, etc. . . ).
ForTK, TKVCandTCP we used the performance graphs
provided in the articles for the validation. For the valida-
tion process only, instead of the abovementioned SimPoint
traces, we used 2-billion instruction traces, skipping the
1Besides debugging purposes, this feature is also particularly seful for
testing value prediction mechanisms.
Parameter Value
Victim Cache
Size/Associativity 512 Bytes / Fully assoc.
Frequent Value Cache
Number of lines 1024 lines
Number of frequent values 7 + unknown value
Timekeeping Cache
Size/Associativity 512 Bytes/Fully assoc.
TK refresh 512 cpu cycles
TK threshold 1023 cycles
Markov Prefetcher
Prediction Table Size 1 MB
Predictions per entry 4 predictions
Request Queue Size 16 entries
Prefetch Buffer Size 128 lines (1 KB)
Tagged Prefetching
Request Queue Size 16
Stride Prefetching
PC entries 512
Request Queue Size 1
Content-Directed Data Prefetching
Prefetch Depth Threshold 3
Request Queue Size 128
CDP + SP
SP PC entries 512
CDP Prefetch Depth Threshold 3
Request Queue Size (SP/CDP) 1/128
Timekeeping Prefetcher
Address Correlation 8KB, 8-way assoc.
Request Queue Size 128 entries
Tag Correlating Prefetching
THT size 1024 sets, direct-mapped,
stores 2 previous tags
PHT size 8KB, 256 set, 8 way assoc.
Request Queue Size 128 entries
Dead-Block Correlating Prefetcher
DBCP history 1K entries
DBCP size 2M 8-way
Request Queue Size 128 entries
Global History Buffer
IT entries 256
GHB entries 256
Request Queue Size 4
Table 3. Configuration of cache optimizations.
first billion, as in the articles. For the sake of the valida-
tion, and in this section only, we also use the original Sim-
pleScalar 70-cycle constant latency memory model. Fig-
ure 2 shows the relative speedup error between the graph
numbers and our simulations (note that some articles do not
provide IPCs, but only speedups with respect to the base
SimpleScalar cache configuration). The average error is
5%, but the difference can be very significant for certain
benchmarks, especiallyammp. In general, tendencies are
preserved, but not always, i.e., a speedup or a slowdown in
an article can become a slowdown or a speedup in our ex-
periments, as, respectively, forgccandgzip (for TK). Note
that, three articles [14, 9, 10] use exactly the same Sim-
pleScalar parameters of Table 1, even though the first mech-
anism was published in 2000 and the last one in 2003. Only
the SimpleScalar parameters ofGHB (not included in the
graph of Figure 2), proposed at HPCA 2004, are different
(140-cycle memory latency). In the next paragraph, we il-
lustrate reverse-engineering issues withDBCP.
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Acronym Mechanism Description
TP Tagged Prefetching [23] (L2) One of the very first prefetching techniques: prefetches next cache line on a miss, or on a
hit on a prefetched line.
VC Victim Cache [13] (L1) A small fully associative cache for storing evicted lines; limits the effect of conflict misses
without (or in addition to) using associativity.
SP Stride Prefetching [17] (L2) Originally proposed by Chen and Baer [7]: an extension of tagged prefetching that detects
the access stride of load instructions and prefetches accordingly.
Markov Markov Prefetcher [12] (L1) Records the most probable sequence of addresses and uses that information for target
address prediction.
FVC Frequent Value Cache [29] (L1) A small additional cache that behaves like a victim cache, except that it is just used for
storing frequently used values in a compressed form (as indexes to a frequent values
table). The technique has also been applied, in other studie[28, 27], to prefetching and
energy reduction.
DBCP Dead-Block Correlating Prefetcher [14] (L1) Records access patterns finishing with a miss and prefetchesw never the pattern occurs
again.
TK Timekeeping [9] (L1) Determines when a cache line will no longer be used, records replacement sequences, and
uses both information for a timely prefetch of the replacement line.
TKVC Timekeeping Victim Cache [9] (L1) Determines if a (victim) cache line will again be used, and ifso, decides to store it in the
victim cache.
CDP Content-Directed Data Prefetching [4] (L2) A prefetch mechanism for pointer-based data structures that attempts to determine if a
fetched line contains addresses, and if so, prefetches themimmediately.
CDPSP CDP + SP (L2) A combination of CDP and SP as proposed in [4].
TCP Tag Correlating Prefetching [10] (L2) Records miss patterns per tag and prefetches according to the most likely miss pattern.
GHB Global History Buffer [17] (L2) Records strides patterns in a load address stream and prefetch s if patterns recur.
Table 2. Target data cache optimizations.
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√ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √
GHB
√ √ √ √ √ √ √ √ √ √ √ √
Table 4. Benchmarks used in validated mechanisms.
Further insights from the authors. Because one of the key
points of our study is to argue that research articles may not
provide sufficient information on experiments and method-
ology, we decided, on purpose, not to contact the authors in
a first step, in order to assess how much we could dig from
the research articles only.2 Later on, we have either con-
tacted the authors or have been contacted by authors, and
tried to fix or further validate the implementation of their
mechanisms. We have been in contact with the authors
of GHB, DBCP, TCPandCDPSP. We had difficulties val-
idating DBCP by ourselves in the first step, but later on,
the authors ofDBCP devoted special efforts to helping us
fix our implementation. Together, we found that the issues
were either related to ours misinterpreting the experimental
setup or the description of the mechanism, or to missing in-
formation in the article. We briefly list them below as an
illustration of reverse-engineering issues:
• Our initial implementation ofDBCP was off by 30%
from the originalDBCParticle. TheDBCParticle was
usingpisa benchmarks while we were usingalpha
2The submitted version of this article did not include any feedback from
the authors.
benchmarks. We had not appropriately considered a
footnote in the article saying “benchmarks were com-
piled for SimpleScalar”.alpha benchmarks tend to
generate moreDBCPsignatures (sequences of ld/st in-
struction addresses accessing a given cache line) than
thepisa benchmarks, and since we use a correlation
table of the same size (as in theDBCParticle),alpha
benchmarks performed worse.
• The number of entries in the correlation table we used
was wrong (half the correct value) due to an incorrect
interpretation of the text; as a result, many potentially
useful predictions were lost.
• The original article omitted to mention that the corre-
lation mechanism had to prehash the ld/st instruction
addresses before xoring them with the signatures. This
error produced aliasing conflicts in the correlation ta-
ble, which, in turn, degraded the efficiency of prefetch-
ing.
• The article also omitted to mention that the confidence
counters of signatures in the correlation table are de-
creased if the signature no longer induces misses. As
a result, the correlation table was polluted with useless
5
Figure 2. Validation of TK, TCP and TKVC.
signatures, again degrading the efficiency of prefetch-
ing.
Figure 3. Fixing the DBCP reverse-engineered
implementation.
Figure 3 shows the speedups obtained before
(initial) and after (fixed) fixing our DBCP im-
plementation, i.e., an average difference of 38%. The
figure also contains theDBCPTK bar: these values have
been extracted from the article which proposedTK [9]
and which comparedTK againstDBCP; in other words,
the authors ofTK have reverse-engineeredDBCP to
perform a quantitative comparison.3 Interestingly, their
3Note that all the numbers in this graph were obtained using the same
experimental setup as in theTK and DBCP articles for the sake of the
own reverse-engineering effort brought results close to
our initial implementation, possibly because they may
have made some of the same reverse-engineering errors.
Moreover, in theTK article, TK outperformsDBCP by
6%, while our fixed implementation ofDBCPoutperforms
our implementation ofTK by 32%. Note that relative
performance changes again with a different experimental
setup (see the next section); note also that we have used
the fixedDBCP implementation in the remainder of this
article.
3 A Quantitative Comparison of Hardware
Data Cache Optimizations
The different subsections correspond to the methodology
questions listed in Section 1. Except for Section 3.1, all the
comparisons relate to the IPC metric and are usually aver-
aged over all the benchmarks listed in Section 2.1, except
for Section 3.2.
3.1 Which hardware mechanism is the best with
respect to performance, power and/or cost?
Are we making any progress?
Performance. Figure 4 shows the average IPC speedup
over the 26 benchmarks for the different mechanisms with
validation: 2-billion traces skipping 1-billion, and 70-cycle SimpleScalar
memory model. In the rest of the article, we used the experimental setup
mentioned at the beginning of this section.
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Figure 4. Speedup.
respect to the base cache parameters defined in Section 2.1.
We find that the best mechanism isGHB, a recent evolu-
tion (HPCA 2004) ofSP, an idea originally published in
1982, and which is the second best performing mechanism,
then followed byTK, proposed in 2002. A very simple
(and old) hardware mechanism likeTP performs also quite
well. Overall, it is striking to observe how irregularly per-
formance has evolved from 1990 to 2004, when all mecha-
nisms are considered within the same processor.
In more details,FVC, which was evaluated using miss
ratios in the original article, seems to perform less favor-
ably in a full processor environment. Though the overall
performance ofCDP (a prefetch mechanism for pointer-
based data structures) seems rather poor, it does benefit to
some pointer-based benchmarks liketwolf (1.07 speedup)
andequake(1.11 speedup). On the other hand,CDP also
does degrade the performance of pointer-intensive bench-
marks likemcf (0.75 speedup); inammp, prefetch requests
fetch 64-byte line, but the next pointer address is located
88-bytes down in the main data structure (struct), and
thusCDP systematically fails to prefetch it, saturating the
memory bandwidth with useless prefetch requests.
Finally, note also that the relative speedup differences
for some of the mechanisms in Figure 4 is fairly close to
the reverse-engineering error shown in Figure 2, suggesting
that having systematic access to the original simulators (as
opposed to building our own reverse-engineered versions)
is important for a fair assessment of research ideas.
Cost. We evaluated the relative cost (chips area) of each
mechanisms using CACTI 3.2 [22], and Figure 5 provides
the area ratio (relative cost of mechanism with respect to
base cache). Not suprisingly,MarkovandDBCPhave very
high cost due to large tables, while other lightweight mech-
anisms likeTP, or evenSPandGHB (small tables) incur
almost no additional cost. What is more interesting is the
correlation between performance and cost:GHBandSPre-
main clear winners, closely followed byTK; when factoring
cost,TPappears like a more attractive solution.
Figure 5. Power and Cost Ratios.
Power. We evaluated power using XCACTI [11]; Figure 5
shows the relative power increase of each mechanism. Nat-
urally, power is determined by cache area and activity, and
not surprisingly,MarkovandDBCPhave strong power re-
quirements. In theory, a costly mechanism can compen-
sate the additional cache power consumption with more ef-
ficient, and thus reduced, cache activity, though we found
no clear example along that line.4 Conversely a cheap
mechanism with significant activity overhead can be power
greedy. It is apparently the case forGHB: even though the
additional table is small, each miss can induce up to 4 re-
quests, and a table is scanned repeatedly, hence the high
power consumption. InSP, on the other hand, each miss re-
quest induces a single request, and thusSPis very efficient,
just likeTP.
Best overall tradeoff (performance, cost, power).When
power and cost are factored in,SPseems like a clear win-
ner,TK andTP performing also very well.TP is the oldest
mechanism,SPhas been proposed in 1990 andTK has been
very recently proposed in 2002. While which mechanism
is the best very much depends on industrial constraints, it
is still probably fair to say that the progress of data cache
research over the past 20 years has been all but regular.
In the remaining sections, ranking is focused on per-
formance (due to paper space constraints), but naturally, it
would be necessary to come up with similar conclusions for
power, cost, or all three parameters combined.
DBCP vs. Markov TKVC vs. VC
TK vs. DBCP CDP/CDPSP vs. SP
TCP vs. DBCP GHB vs. SP
Table 5. Previous comparisons.
Did the authors compare their ideas? Table 5 shows
which mechanism has been compared against which pre-
vious mechanisms (listed in chronological order). Few arti-
4Note however, that we did not evaluate power consumption dueto off-
chip accesses and which usually accounts for a majority of power expenses.
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cles have quantitative comparisons with (one or two) previ-
ous mechanisms, except when comparisons are almost com-
pulsory, likeGHB which compares againstSPbecause it is
based on this mechanism. Sometimes, comparisons are per-
formed against the most recent mechanisms, likeTCPand
TK which are compared againstDBCP, while in this case, a
comparison withSPmight have been more appropriate.
B
as
e
TP V
C
S
P
M
ar
ko
v
FV
C
D
B
C
P
TK
V
C
TK C
D
P
C
D
P
S
P
TC
P
G
H
B
1
√ √ √ √ √ √ √ √ √ √ √
2
√ √ √ √ √ √ √ √ √ √ √
3
√ √ √ √ √ √ √ √ √ √
4
√ √ √ √ √ √ √ √ √ √
5
√ √ √ √ √ √ √ √ √ √
6
√ √ √ √ √ √ √ √ √
7
√ √ √ √ √ √ √ √ √
8
√ √ √ √ √ √ √ √ √
9
√ √ √ √ √ √ √ √ √
10
√ √ √ √ √ √ √ √
11
√ √ √ √ √ √ √ √
12
√ √ √ √ √ √ √ √
13
√ √ √ √ √ √ √
14
√ √ √ √ √ √ √
15
√ √ √ √ √ √ √
16
√ √ √ √ √ √ √
17
√ √ √ √ √ √
18
√ √ √ √ √ √
19
√ √ √ √ √ √
20
√ √ √ √
21
√ √ √ √
22
√ √ √ √
23
√ √
24
√
25
√
26
√
Table 6. Which mechanism can be the best
with N benchmarks?
3.2 What is the effect of benchmark selection on
ranking?
Yes, cherry-picking can be wrong. We have ranked the
different mechanisms for every possible benchmark combi-
nation, from 1 to 26 benchmarks (there are 26 Spec bench-
marks). First, we have observed that for any number of
benchmarks less or equal than 23, i.e., the average IPC is
computed over 23 benchmarks or less, there is alwaysmore
than one winner, i.e., it is always possible to find two bench-
mark selections with different winners. In Table 6, we have
indicated how often a mechanism can be a winner for any
numberN of benchmarks fromN = 1 to N = 26 (i.e.,
is there anN -benchmark selection where the mechanism is
the winner?). For instance, mechanisms that perform poorly
on average, likeFVC, can win for selections of up to 12
benchmarks; note thatCDP is a prefetcher for pointer-based
data structures, so that it is likely to perform well for bench-
marks with many misses in such data structures; for the
same reason,CDPSP(a combination ofSPandCDP) can
be appropriate for a larger range of benchmarks, as the au-
thors point out. Another astonishing result isMarkovwhich
Figure 6. Benchmark sensitivity.
can perform well for up to 9-benchmark selections, because
its effect varies strongly from one benchmark to another, de-
pending on the regularity of access patterns (hence the poor
average performance); for instance,Markovoutperforms all
other mechanisms ongzipandammp.
Note that not using the full benchmark suite can be natu-
rally profitable, but also detrimental, to the proposed mech-
anism. In Table 7, we have indicated the ranking with all 26
Spec benchmarks, and with the benchmark selections used
in theDBCPandGHB articles. WhileDBCP favors its ar-
ticle benchmark selection,GHB performs better when con-
sidering all 26 benchmarks rather than its article benchmark
selection, and for which it is outperformed bySP.
Figure 7. High- and low-sensitivity bench-
marks speedup.
More generally, the benchmark sensitivity to mecha-
nisms varies greatly, as shown in Figure 6. Obviously, some
benchmarks are barely sensitive to data cache optimizations
like wupwise, bzip2, crafty, eon, perlbmkandvortex, while
others, likeapsi, equake, fma3d, mgrid, swimandgapwill
have a strong impact on assessing research ideas. To fur-
ther demonstrate this benchmark sensitivity, Figure 7 show
the performance and classification of all mechanisms using
the 26 benchmarks, the 6 high-sensitivity benchmarks and
the 6 low-sensitivity benchmarks. Obviously, absolute ob-
served performance and ranking are severely affected by the
benchmark selection.
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as
e
TP V
C
S
P
M
ar
ko
v
FV
C
D
B
C
P
TK
V
C
TK C
D
P
C
D
P
S
P
TC
P
G
H
B
26 benchmarks 11 6 8 2 13 10 9 7 4 12 3 5 1
DBCP benchmark selection 8 13 4 1 9 7 3 6 5 12 10 11 2
GHB benchmark selection 10 13 8 1 11 9 6 7 4 12 3 5 2
Table 7. Influence of benchmark selection.
3.3 What is the effect of the architecture model
precision on ranking?
Figure 8. Effect of the memory model.
Is it necessary to have a more detailed memory model?
We have implemented a detailed SDRAM model, as Cuppu
et al. [5] did for SimpleScalar, and we have evaluated the
influence of the memory model on ranking. The origi-
nal SimpleScalar memory model is rather raw with a con-
stant memory latency. Our model uses a bank interleaving
scheme [20, 30] which allows the DRAM controller to hide
the access latency by pipelining page opening and closing
operations. We implemented several schedule schemes pro-
posed by Green et al. [8] and retained one that significantly
reduces conflicts in row buffers.
Figure 8 compares the 170-cycle SDRAM used in
our experiments (see Table 1), with a constant 70-cycle
SimpleScalar-like memory used in many articles, and
also with an SDRAM exhibiting an average 70-cycle la-
tency (like the SimpleScalar memory); to achieve that lat-
ter SDRAM latency, we have scaled down the original
SDRAM parameters (especially the CAS latency, which
was reduced from 6 to 2 memory cycles). The memory
model can significantly affect the absolute performance as
well as the ranking of the different mechanisms. Over-
all, speedups are reduced by 57.9% in average from the
SimpleScalar-like memory model to the 170-cycle SDRAM
memory model, and 59.9% to the 70-cycle SDRAM mem-
ory model. The performance ofGHB andSPare respec-
tively reduced by 18.7% and 2.8%, and the greater reduction
of GHB performance is due to the fact thatGHB increases
memory pressure and is therefore sensitive to stricter mem-
ory access rules. And the more precise memory model also
affects ranking: for instance,DBCPclearly outperformsVC
andTKVCwith a SimpleScalar-like memory model, while
VCandTKVCoutperformDBCPwith an SDRAM memory.
Unlike in the SimpleScalar memory model, the SDRAM
average memory latency varies strongly from one bench-
mark to another, e.g., from 87.42 (gzip) processor cycles to
389.73 (lucas) processor cycles for the baseline cache con-
figuration. The average latency discrepancy is due to page
modes and burst SDRAM requests which both favor long
sequences of consecutive accesses to the same row. For the
same reason, there is a large average memory latency dis-
crepancy among mechanisms because they induce different
memory request patterns. For instance, onlucas, the aver-
age SDRAM memory latency is 389 processor cycles for
the baseline cache configuration, and 490 processor cycles
for GHB due to the increased number of accesses (13 mil-
lion for the baseline configuration and 17 million forGHB)
and the increased number of precharges (from 10 million to
13 million) for a program that was already memory-bound.
As a result, the bus stalls more often, inducing a slowdown
of 0.76 on this benchmark, against a 1.12 speedup with the
SimpleScalar memory model. Naturally, such discrepan-
cies particularly show for mechanisms which strongly affect
memory requests, especiallyTP andCDPSP(prefetching),
and less so forVCandTKVC(victim cache).
Figure 9. Effect of the cache model accuracy.
Influence of cache model inaccuracies.Similarly, we have
investigated the influence of other hierarchy model compo-
nents. For instance, we have explained in Section 2.2 that
the SimpleScalar cache uses an infinite miss address file
(MSHR), so we have compared the effect of just varying
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the miss address file size (i.e., infinite versus the baseline
value defined in Table 1).
Figure 9 shows that for many mechanisms, the MSHR
has a limited but sometimes peculiar effect on performance,
and it can affect ranking. Surprisingly, several mechanisms
seem to perform better with a finite-sized MSHR than with
an infinite one. For instance,TCPoutperformsTK with an
infinite MSHR, but not with a finite MSHR, because then,
when the MSHR is full, the cache is stall, the bus is not
used, giving more opportunities toTK (located in the L1
cache, versus the L2 cache forTCP) to send prefetch re-
quests.
3.4 What is the effect of second-guessing the au-
thors’ choices?
Figure 10. Effect of second-guessing.
For several of the mechanisms, some of the implementa-
tion details were missing in the article, or the interactionbe-
tween the mechanisms and other components were not suf-
ficiently described, so we had to second-guess them. While
we cannot list all such omissions, we want to illustrate their
potential effect on performance and ranking, and that they
can significantly complicate the task of reverse-engineerig
a mechanism.
One such case isTCP; the article properly describes the
mechanism, how addresses are predicted, but it gives few
details on how and when prefetch requests are sent to mem-
ory; actually, many articles dealing with prefetch mecha-
nisms similarly omitted to describe this part of their imple-
mentation. Among the many different possibilities, prefetch
requests can be buffered in a queue until the bus is idle and
a request can be sent. Assuming this buffer effectively ex-
ists, a new parameter is the buffer size; it can be either 1
or a large number (we ended up using a 128-entry buffer),
and the buffer size is a tradeoff, since a too short buffer
size will result in the loss of many prefetch requests (they
have to be discarded), and a too large one may excessively
delay some prefetch requests. Figure 10 shows the perfor-
mance difference and ranking for a 128-entry and a 1-entry
buffer. All possible cases are found: for some benchmarks
like craftyandeon, the performance difference is tiny, while
it is dramatic forlucas, mgridandart. For instance, the per-
formance oflucasdecreases (with a 128-buffer) because a
large prefetch buffer always contains pending prefetch re-
quests and will seize the bus whenever it is available, in-
creasing the probability that normal miss requests are de-
layed.
We ended up selecting a 128-buffer because it matched
best the average performance presented in the article. Later
on, when we contacted theTCPauthors, we found that they
did have such a buffer; though we could not get a confirma-
tion of the prefetch buffer size at the time of publication.
3.5 What is the effect of trace selection on rank-
ing?
Figure 11. Effect of trace selection.
Most researchers tend to skip an arbitrary (usually large)
number of instructions in a trace, then simulate the largest
possible program chunk (usually of the order of a few hun-
dred million to a few billion instructions), as forTK, TCP
andDBCPfor instance: skip 1 billion instructions and sim-
ulate 2 billion instructions. Sampling has received increased
attention in the past few years [26, 21], with the prospect of
finding a robust and practical method for speeding up sim-
ulation while ensuring the representativity of the sampled
trace. One of the most notable and practical contributions
is SimPoint [21] which shows that a small trace can highly
accurately emulate a whole program behavior.
In order to evaluate the effect of trace selection, we com-
pared the arbitrary “skip 1 billion, simulate 2 billion” traces
with 500-million SimPoint traces (the ones used through-
out the article). Figure 11 shows the average performance
achieved with each method, and they differ significantly.
Overall, most mechanisms appear to perform better with an
arbitrary 2-billion trace, with the notable exception ofTP.
Not surprisingly, trace selection can have a considerable ef-
fect onresearchdecisions like selecting the most appropri-
ate mechanism, and obviously, even 2-billion traces (which
are considered reasonably large) apparently do not consti-
tute a sufficient precaution.
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4 MicroLib
MicroLib. A major goal of MicroLib is to build an open li-
brary of processor simulator components which researchers
can easily download either for plugging them directly in
their own simulators, or at least for having full access to
the source code, and thus to a detailed description of the
implementation. There already exists libraries of open sim-
ulator components, such as OpenCores [2], but these simu-
lators are rather IP blocks for SoC (System-on-Chip), i.e.,
an IP block is usually a small processor or a dedicated cir-
cuit, while MicroLib aims at becoming a library of (com-
plex) processor subcomponents, and especially of various
researchpropositions for these processor components.
Our goal is to ultimately provide researchers with a suf-
ficiently large and appealing collection of simulator models
that researchers actually start using them for performance
comparisons, and more importantly, that they later on start
contributing their own models to the library. As long as we
have enough manpower, we want to maintain an up-to-date
comparison (ranking) of hardware mechanisms, for vari-
ous processor components, on the MicroLib web site. That
would enable authors to demonstrate improvements to their
mechanisms, to fix mistakes a posteriori, and to provide the
community with a clearer and fair comparison of hardware
solutions for at least some specific processor components or
research issues.
MicroLib and existing simulation environments. Mi-
croLib modules can be either plugged into MicroLib pro-
cessor models (a superscalar model called OoOSysC and
a 15% accurate PowerPC750 model are already avail-
able [16]) which were developed in the initial stages of the
project, or they can be plugged into existing processor simu-
lators. Indeed, to facilitate the widespread use of MicroLib,
we intend to develop a set ofwrappersfor interconnect-
ing our modules with existing processor simulator models
such as SimpleScalar, and recent environments such as Lib-
erty [25]. We have already developed a SimpleScalar wrap-
per and all the experiments presented in this article actu-
ally correspond to MicroLib data cache hardware simulators
plugged into SimpleScalar through a wrapper, rather than to
our own superscalar model. Next, we want to investigate a
Liberty wrapper because some of the goals of Liberty fit
well with the goals of MicroLib, especially the modular-
ity of simulators and the planned development of a library
of simulator modules. Rather than competing with modu-
lar simulation environment frameworks like Liberty (which
aim at providing a full environment, and not only a library),
we want MicroLib to be viewed as an open and, possibly
federating, project that will try to build the largest possi-
ble library through extensive wrapper development. There
are also several modular environments in the industry, such
as ASIM [6] by Compaq (and now Intel), TSS by Philips,
and though they are not publicly available, they may ben-
efit from the library, provided a wrapper can be developed
for them. The current MicroLib modules are based onSys-
temC[18], a modular simulation framework supported by
more than 50 companies from the embedded domain, which
is quickly becoming ade factostandard in the embedded
world for cycle-level or more abstract simulation. All the
mechanisms presented in this article were implemented us-
ing SystemC.
5 Conclusions and Future Work
In this article we have illustrated, using data caches, the
usefulness of a fair quantitative comparison of hardware op-
timizations. We have implemented several recent hardware
data cache optimizations and we have shown that many
of current and widespread methodology practices (bench-
mark selection, trace selection, inaccurate memory models,
reverse-engineering research articles,. . . ) can result inthe
incorrect assessment of what is the best or most appropriate
mechanism for a given architecture. Such results suggest
improved evaluation methodology is badly needed, espe-
cially the disclosure of simulators at the time of publication,
and interoperable simulators. In that spirit, we are develop-
ing a library of modular simulator components, called Mi-
croLib, aiming at promoting the sharing, and reuse of simu-
lators. Our goal is now to populate the library, to encourage
the quantitative comparison of mechanisms, and to main-
tain a regularly updated comparison (ranking) for various
hardware components.
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